



# OPAK Intel Jasper Lake Platform Block Diagram


## PCB 6L STACK UP

LAYER 1 : TOP  
LAYER 2 : IN3  
LAYER 3 : IN1  
LAYER 4 : IN2  
LAYER 5 : SGND  
LAYER 6 : BOT




	<b>PROJECT : OPAK</b>		
	Quanta Computer Inc.		
	Size Custom	Document Number	Rev 1A
Date: Wednesday, January 27, 2021		Sheet 1 of 91	





# Power Diagram



I2C Path




Jasper Lake (Memory 2 Channel )  
Only Supoort DDR4 and LPDDR4



### Table 10. System Memory Interface Guideline Signals Terminology


Memory Type	DDR4 SODIMM and Memory Down (Per Channel)	LPDDR4x Memory Down (All Channels)
<b>Signal Details</b>		
Clock (CLK)	DDR_[1:0]_CLK[1:0]_DP DDR_[1:0]_CLK[1:0]_DN	LP4x_[3:0]_CLK_DP, LP4x_[3:0]_CLK_DN
Control (CTRL)	DDR_[1:0]_CS[1:0]_N, DDR_[1:0]_ODT[1:0]	LP4x_[3:0]_CS[1:0]
Clock Enable (CKE)	DOR_[1:0]_CKE[1:0]	LP4x_[3:0]_CKE[1:0]
Command (CMD)	DDR_[1:0]_MA[16:0], DDR_[1:0]_BG[1:0], DDR_[1:0]_BA[1:0], DDR_[1:0]_ACT_N, DDR_[1:0]_PAR	LP4x_[3:0]_CA[5:0]
Alert	DOR_[1:0]_ALERT_N	N/A
Strobe	DDR_[1:0]_DQS[7:0]_DN, DDR_[1:0]_DQS[7:0]_DP	LP4x_[3:0]_DQS[3:0]_DN, LP4x_[3:0]_DQS[3:0]_DP
Data	DDR_[1:0]_DQ[63:0]	LP4x_[3:0]_DQ[31:0]
Reset	PMC_DRAM_RESET_N	PMC_DRAM_RESET_N
RCOMP	DDR_RCOMP[2:0]	DDR_RCOMP[2:0]
Vref	DOR_[1:0]_VREF_CA	NA
VTT	DOR_VTT_CTL	NA







 <b>BU5</b>	<b>PROJECT : OPAK</b> Quanta Computer Inc.		
	Size Custom	Document Number <b>JSL (MEMORY)</b>	Rev 1A
Date: Wednesday, January 27, 2021		Sheet 4 of 91	

**PCIE Clock Request:**


Used for devices that need to request one of the four output clocks.

Each clock request maps to the matching clock output (for example, PCI\_CLKREQ[0] maps to PCIE\_CLKP[0]). These signals are multiplexed and may be used by other functions.









CFG	Description	Termination	Resistance
CFG0	CFG[0]: Stall reset sequence after PCU PLL lock until deasserted: - 1 = (Default) Normal Operation; No stall. - 0 = Stall.	Pull Up to VCCIO	1K Ohm
CFG1,8,9,10,12,13	RSVD	Pull Up to VCCIO	1K Ohm
CFG2,3,5,6,7,11,14,15	RSVD	No termination	N/A
CFG4	CFG[4]: eDP enable - 1 = Disabled. - 0 = Enabled.	Pull Down	1K Ohm

**BOM Note:**

Board ID (Default)	BIOS Strap Description
Board_ID0 = 0	0 = none TPM 1 = TPM
Board_ID1 = 0	0 = EMMC 1 = no EMMC(disable EMMC function)
Board_ID2 = 0	0 = 14" ID 1 = 15" ID
Board_ID3 = 0	Reserve-1
Board_ID4 = 0	Reserve-2
Board_ID5	0 = none touch panel 1 = touch panel Active by eDP Cable Define

**BOM Note:**

BOARD ID0      BOARD ID0      <5>  
 BOARD ID1      BOARD ID1      <5>  
 BOARD ID2      BOARD ID2      <5>  
 BOARD ID5      BOARD ID5      <5>  
 BOARD ID3      BOARD ID3      <6>  
 BOARD ID4      BOARD ID4      <6>

**SI2-Change /Add. reserve Board ID3 & 4**

SI2-Change /Add. reserve Board ID3 &4


[www.repairlap.com](http://www.repairlap.com)





## EDGE DECAPS FOR EXPOSED POWER PLANES


## BACK side cap






**TOP SWAP OVERRIDE**


0 = Disable "Top Swap" mode. (Default)  
1 = Enable "Top Swap"

**BSSB\_LSX pins VCC configuration**


0 = BSSB LSX 3.3V  
1 = BSSB LSX 1.8V



PLACE RA & RB CLOSE TO SPI SIGNAL TO AVOID STUB


**NO REBOOT(CRB pull up)**

0 = Disable "No Reboot" mode. (Default)  
1 = Enable "No Reboot" mode


**CPUNSSC Clock Frequency**

0 = 38.4 MHz clock (direct from crystal) (default)  
1 = 19.2 MHz clock (derived from 38.4 MHz crystal)

PLACE RC & RD CLOSE TO SPI SIGNAL TO AVOID STUB


**(RSVD) TAP\_ODT\_EN/JTAG ODT Disable N**

PLACE RA & RB CLOSE TO SPI SIGNAL TO AVOID STUB


**XTAL FREQUENCY SEL**

0 = 38.4 MHz/19.2 MHz (default)  
1 = 24 MHz


This strap should NOT be pulled H since 24 MHz crystal is not supported on the PCH.

**TLS CONFIDENTIALITY**


0 = Disable TLS (no confidentiality) (Default)  
1 = Enable TLS (with confidentiality)

**(RSVD)**


(EDS) External pull-up is required. Recommend 100K if pull U to 3.3V 75K if pull U to 1.8V

**(RSVD)**


(EDS) Do not pull this pin high on board.

**M.2 CNVi Mode Select**


0 = Integrated CNVi enabled.  
1 = Integrated CNVi disabled.

**eSPI Disable**


0 = Enable eSPI. (Default)  
1 = Disable eSPI.

**(RSVD)**


(EDS) External pull-up is required. Recommend 100K if pull U to 3.3V 75K if pull U to 1.8V

**(RSVD) DBG\_PMODE**


High: DFXTESTMODE DISABLED (DEFAULT)  
Low: DFXTESTMODE ENABLED

**eSPI Flash Sharing Mode**


0 = Master AF ENABLE (Default)  
1 = Slave AF ENABLE

**(RSVD) BOOT\_HALT\_N Strap**


High: DISABLE  
Low: ENABLE  
(EDS) External pull-up is required. Recommend 100K if pull U to 3.3V 75K if pull U to 1.8V

**Flash Descriptor Security Override**

0 = Enable Flash security (Default)  
1 = Disable Flash Security (override).


**(RSVD) GP\_DSW07**

This strap should sample LOW.

**SPI Voltage Configuration**

0 = SPI voltage is 3.3V (10 kohm PD to GND)  
1 = SPI voltage is 1.8V (1 Mohm PU to VCCRTC)

NO internal termination  
An external PU / PD is required



**PROJECT : OPAK**  
**Quanta Computer Inc.**

Size Custom Document Number HW STRAPS  
Date: Wednesday, January 27, 2021 Sheet 11 of 91

## SERIRQ

ALL PMU 3.3V/1.8V  
Default all 3.3V

## eDP Signal


## SLP\_S3# & SLP\_S4#

ALL PMU 3.3V/1.8V  
Default all 3.3V

## PWRBTN#/PCIE\_WAKE#

SOC\_PWRBTN# Default is 3.3V  
SOC\_PMC\_WAKE Default is 3.3V

## Touch Screen (I2C)



12


## PLTRST#

ALL PMU 3.3V/1.8V  
Default all 3.3V

## SMI & SCI

## IO Thrm Protect


## RSMRST#









## LID Switch



## ***Touch screen***




## Wake On Voive level shift






Modern Standby V3.3S (+3V) is on

### ***BOM Note:***

**eDP Conn.**




**BOM Note:**




## HDMI CONN

<5,6,7,8,11,28,36,43,45,47,50,52,63,76,78,84,89> +3V


<36,47,50,78,89> +5V




## HDMI SMBus Isolation






## Close to HDMI connector



## HPD




## EMI Solution





# Audio Combo Jack

## Audio JACK ESD








# SATA SSD

43



PCIE AND SATA MUX--> JSL remove 3/9





**PROJECT : OPAK**  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SSD(NGFF)	1A
Date: Wednesday, January 27, 2021	Sheet 43 of 91	

<5,6,7,8,11,28,34,35,36,43,47,52,76,78,84,89> +3V  
 <8,36,89> +1.8V  
 <5,9,11,34,41,47,78,87,88,89> +1.8V\_DEEP\_SUS

## BOM Note:



## BOM Note:


eMMC Setting			
Vendor	R4509 *10K_5%_2	R4510 10K_5%_2	R4511 *10K_5%_2
32G	1	0	0
64G	0	1	0
128G	0	0	1
None eMMC	0	0	0

**BOM** footprint : BGA 153  
 BGA 153 PIN : 11.5mmX13mm


iNAND (eMMC) V5.1				
TOP BS	QCI P/N	Description	SIZE	Vender
AKE3TZPTW03	AKE3TZPTW02	IC FLASH (153P) H26M74002HMR (FBGA)	64G	Hynix
AKE3TZ-T504	AKE3TZ-T503	IC FLASH (153P) KLMCG2KCTA-B041	64G	Samsung
AKE3TZ0T105	AKE3TZ0T106	IC FLASH (153P) SDINBDA4-64-1014W	64G	SanDisk
AKE3TZ-TP06	AKE3TZ-TP05	IC FLASH (153P) EMMC64G-TA29	64G	Kingston

NC. 1  
 NC. 2  
 NC. 3 / RFU\_1  
 NC. 4  
 NC. 5  
 NC. 6  
 NC. 7  
 NC. 8  
 NC. 9  
 NC. 10  
 NC. 11  
 NC. 12  
 NC. 13  
 NC. 14  
 NC. 15  
 NC. 16  
 NC. 17  
 NC. 18  
 NC. 19  
 NC. 20  
 NC. 21  
 NC. 22  
 NC. 23  
 NC. 24  
 NC. 25  
 NC. 26  
 NC. 27  
 NC. 28  
 NC. 29  
 NC. 30  
 NC. 31  
 NC. 32  
 NC. 33  
 NC. 34  
 NC. 35  
 NC. 36  
 NC. 37  
 NC. 38  
 NC. 39  
 NC. 40  
 NC. 41 / RFU\_3  
 NC. 42  
 NC. 43  
 NC. 44  
 NC. 45  
 NC. 46  
 NC. 47  
 NC. 48  
 NC. 49  
 NC. 50  
 NC. 51  
 NC. 52  
 NC. 53 / RFU\_7  
 NC. 54 / RFU\_8  
 NC. 55  
 NC. 56  
 NC. 57  
 NC. 58  
 NC. 59  
 NC. 60  
 NC. 61  
 NC. 62

NC



## BOM Note:




Put on Top side

		<b>PROJECT : OPAC</b>		Rev 1A
		Quanta Computer Inc.		
Size Custom	Document Number	EMMC		
Date: Wednesday, February 03, 2021		Sheet	45 of	91




# KEYBOARD Con.

## KEYBOARD PULL-UP



## KB LIGHT CONN



<6,8,9,11,12,41,47,63,78,80,83,85,86,87,89> +3VS5  
 <5,6,7,8,11,28,34,35,36,43,47,52,76,78,84,89> +3V  
 <8,57,78,84,86,89> +5VS5  
 <64> +TYPEC\_VBUS



	<b>PROJECT : OPAK</b>		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number <b>KB/KB LIGHT</b>	
Date: Wednesday, January 27, 2021		Sheet 50 of 91	

**BOM Note:****TPM (2.0)****TPM****FW 7.83 PN:AL009670037**

SI2-Change from  
+1.8V\_DEEP\_SUS  
+3V\_DEEP\_SUS




+TPM




SI-Change

**For 9670 stuff**








## USB 2.0 Re\_Driver





## FAN/Thermal



## U5600,U5601,U5602 co-lay


SPI ROM Socket (SO-8)  
DG008000011BOM Note:  
DB stageWithout Boss /SPI ROM Socket  
DFHS08FS046BOM Note:  
DB stage

TP40~TP45 need place to All BOT or All TOP

BOM Note:  
SI stage afterPCH to R1  
Max Length = 3500 MilPut R1 close to R2  
R1 to R2 Max distance = 100 milR1 to EC/ROM  
Max Length = 2000 Mil

PCH Side

TPM Side

BOM Note for TPM  
2020/10/06R1 to TPM  
Max Length = 2000 MilW/TPM R1=0 R2=0 R3=15 R4=15  
WO/TPM R1=15 R2=50 R3=50 R4=NC

BOM Note:

ROM

EC Side

EC\_SPI\_CLK <47>  
EC\_SPI\_SI <47>  
EC\_SPI\_SO <47>  
EC\_SPI\_CS0# <47>

## SPI ROM(SO-8)

BOM Note:

Vender	Size	P/N
GigaDevice	16MB	AKE3D2N0Q02 IC FLASH (8P) GD25B127DSIGR (SOP)
MAXIN	16MB	AKE3D2N0Z03 IC FLASH (8P) MX25L12873FM2I-10G (SOP)
XMC	16MB	AKE3DGN0X00 IC FLASH (8P) XM25QH128AHIGT (SOP)
WND	16MB	AKE3DF-KN01 IC FLASH (8P) W25Q128JVS1Q (SOIC)
Socket		DG008000011

## SPI ROM(WSON)

BOM Note:


Vender	Size	P/N
GigaDevice	16MB	AKE2DF00Q00IC FLASH (8P) GD25B127DWIGR (WSON8)
MAXIN	16MB	AKE3D2N0Z06IC FLASH (8P) MX25L12873F2NI-10G (WSON)
WND		
Socket		DFHS08FS046

<8,11,36,41,47,54,63,81,82,91> +3V\_DEEP\_SUS  
 <8,6,8,9,11,12,41,47,53,78,80,82,83,85,86,87,89> +3VPCU  
 +3VS5

**PROJECT : OPAK**  
**Quanta Computer Inc.**





Size Custom Document Number **FLASH ROM** Rev 1A  
 Date: Wednesday, January 27, 2021 Sheet 56 of 91

# USB TYPEA




Active High



## USB3.0 PORT4






## USB3.0 PORT2



## USB 3.0



## USB 3.0




**PROJECT : OPAK**  
Quanta Computer Inc.

Size Custom	Document Number <b>USB TYPEA &lt;RightX2&gt;</b>	Rev 1A
Date: Wednesday, January 27, 2021	Sheet 57 of 91	

## CC/SBU Overvoltage protection



## BOM Note:



Cost down -->TPD6S300ARUKR  
P/N need to check ???


AL063300000 - IC OTHER (20P) TPD6S300ARUKR (WQFN) --> use this one  
AL063300002 - IC OTHER (20P) TPD6S300ARUKR (WQFN)  
AL170802006 - IC (20P) SN1708028RUKR (WQFN)  
AL170802007 - IC (20P) SN1708028RUKR (WQFN) TOPBS --> mass production use this one

## USB2.0





<64> 25810\_UFP#

## Add Type-C A/B side recognition



## TYPE C USB3.0 ESD



BC24VM5FZ00

--> 24V TVS P/N,  
Need to change FP

BC0H1BSFZ00


--> Not support Adapter

## BOM Note:

<5,6,7,8,11,28,34,35,36,43,47,52,76,78,84,89> +3V  
<8,57,78,84,86,89> +5VS5  
<64> +TYPEC\_VBUS

		PROJECT : OPAK	
		Quanta Computer Inc.	
Size	Document Number	TYPE-C TPS25810	
Custom			
Date: Wednesday, January 27, 2021	Sheet	63	of 91
























# Daughter Board






## Daughter Board

SD only





**RF CAP****RF Wendy****EMI Cap/RF Cap/HOLE****HOLE****WLAN Nut****SI need to check Nut correct PN****Thermal Nut**


2D-BARCODE-8X8-S 2D-BARCODE-8X8-S 2D-BARCODE-8X8-S

**EMI CAP****RF Wendy**

## Reserve for EMI function test











<6,8,9,11,12,41,47,63,78,80,83,85,86,87,89> +3VSS  
 <8,11,36,41,47,54,53,81,91> +3VPCU  
 <8,57,78,84,86,89> +5VSS  
 <41,81,88,89> +5VPCU  
 <8,34,50,78,79,81,83,84,85,86> +VIN





+3.3 Volt +/- 5%  
 EDP: 6A  
 EDP: 8A





+5 Volt +/- 5%  
 TDC: 6A  
 EDP: 9A

USB Charge support	Ra	Rb
(No support)	Stuff	NA
(Support)	NA	Stuff

	Re	Rf
5VSS +5%	Unstuff	604K
5VSS -5%	1.8M	Unstuff







VID0_PRIM	VID1_PRIM (IC internal PU High)	LP#	PRIM
X	X	0	0V
0	0	1	0.8V
0	1	1	1V
1	1	1	1.05V

Default setting

